



### ARCHITECTURE HIGHLIGHTS

#### Next Generation GPS Performance

- High sensitivity for indoor fixes
- Extremely fast TTFFs at low signal levels
- Real-time navigation for location-based services
- Low 100 ms interrupt load on microprocessor for easy IP implementation
- SBAS (WAAS and EGNOS) support

#### SiRFLoc™ Client AGPS Support

- SiRF's patented end-to-end solution
- Multi-modes: mobile centric to network centric
- Multi-standard support: 3GPP, 3GPP2, PDC, iDEN, and TIA-916
- Supports AI3 and F interfaces

#### GSW3 - Modular Software Support

- API compatible with GSW2
- RTOS friendly

### GSC3F PRODUCT HIGHLIGHTS

#### GSC3f - Digital, RF, and Flash Single Chip

- 200,000+ effective correlators for fast TTFF and high sensitivity acquisitions
- Supports 20-Channel GPS
- Digital, RF, and 4Mb Flash in a single package
- Small 7 mm x 10 mm x 1.4 mm BGA package
- ARM7TDMI CPU and SRAM to enable user tasks
- Accepts seven reference frequencies between 13 MHz to 33 MHz
- Extensive GPS receiver peripherals: 2 UARTS, high speed serial bus, battery-backed SRAM, and 10 GPIOs

#### Built On Proven Experience

- IP integration experience
- Highly developed design tools
- FCC E911 compliance experience




Figure 1. Sample Architecture Diagram

## GSC3f Family High Performance GPS Single Chip



### SiRFstarIII ARCHITECTURE DESCRIPTION

Wireless and handheld applications make rigorous demands on GPS; receivers are pushed to get fixes in places never before expected and in times measured in only seconds. SiRF Technology has risen to the challenge with the SiRFstarIII; a GPS architecture based on three generations of experience. This experience includes getting customers from design to production in the shortest time possible, developing IP solutions based on production-worthy silicon, and creating a chipset that goes far beyond the FCC's E911 mandate.

The SiRFstarIII has the performance required to meet the industry's toughest challenges. With 200,000+ effective correlators, the SiRFstarIII can acquire in only seconds even at low signal levels. As part of SiRF's patented multi-mode GPS, the SiRFstarIII can track signal levels as low as -159 dBm. The SiRFstarIII supports real-time navigation in urban canyons as well as high sensitivity acquisition needed for indoor environments. With power management and low power silicon, the SiRFstarIII can get a fix in a fraction of a joule.

For very high volume customers, the SiRFstarIII and software is designed in modular blocks specifically to make IP integration easier. It is an RTOS friendly design and supports power management and user task integration.

### GSC3f DESCRIPTION

The GSC3f is SiRF's advanced SiRFstarIII receiver in a single package. The baseband, RF, and Flash are integrated into the 7mm x 10mm x 1.4mm package making for an extremely compact design. The GSC3f includes a powerful GPS DSP integrated with an ARM7TDMI microprocessor and 1 Mb of SRAM. The GSC3f architecture uses an FFT and Matched Filter that delivers performance equivalent to more than 200,000 correlators. This represents a quantum leap forward in GPS performance. While some A-GPS receivers can acquire at low signal levels, the SiRFstarIII's architecture enables unmatched TTFF at low signal levels. This allows a richer user experience, which is important since slow or poorly performing applications often fail in the market place.

The GSC3f's RF section is the most highly integrated lowest-power SiRF RF silicon to date. The RF section integrates an RTC and monitor circuitry as well as many components that were previously on the board into the silicon while reducing RF current consumption to 13 mA. The GSC3f can share an RTC and the reference oscillator supports different input frequencies. This means that designs can be simpler and smaller, and batteries can be smaller and last longer.

The small form factor of the GSC3f in combination with the frequency sharing abilities of the RF section allows for very compact receiver designs. The sensitivity of the GSC3f can also be used to help overcome a high loss antenna such as the type often required by small consumer designs.




Figure 2. GSC3f Internal Block Diagram

## **FUNCTIONAL DESCRIPTION**

The GSC3f is optimized for location applications requiring high performance in a small form factor. The single chip solution is offered as a 140-pin (7 mm x 10 mm) BGA with integrated digital and RF sections. The GSC3f contains a powerful GPS engine built on a low power 0.13 $\mu$  CMOS process with a 1.5V core. The GSC3f can run using only 2.85V power utilizing internal voltage regulators in the digital section or, these regulators can be bypassed for lower power consumption if 1.5V power is available. The internal functions of the digital section are split into two main parts that are defined by the buses that run them. The ARM System Bus (ASB) has all the core CPU components and the SiRF IP bus (SIPB) contains all the GPS and other DSP peripherals. The ARM and DSP share memory for a more cost effective and gate efficient design.

The digital section is described first followed by the RF section.

## **DIGITAL SECTION DESCRIPTION**

### **SiRFstarIII Core**

The SiRFstarIII core is built around a reconfigurable high-output segmented matched filter in conjunction with an FFT processor, which can search all 1023 chips of the GPS code simultaneously over a wide frequency range for fast initial acquisition with large uncertainties. The flexibility of the core allows the core processing engine and memory to be reconfigured to track more than 20 satellites using the same hardware. This flexibility makes the SiRFstarIII a highly efficient engine for a wide variety of location applications. The SiRFstarIII core contains a built-in sequencer, which handles all the high-rate interrupts for GPS and SBAS (WAAS, EGNOS) tracking and acquisitions. After initialization, the core handles all the time critical and

low latency acquisition, tracking and reacquisition tasks of GPS and SBAS autonomously. The core provides interrupts, which in turn provides measurement data to the CPU for computation of the navigation solution.

The SiRFstarIII core also provides time and frequency management. This includes the basic clock counters, alarms, edge-aligned ratio counters (EARC) and synchronization blocks used to provide the system time line and to transfer accurate time and frequency into and out of the system. An EARC is an improved (SiRF patented) type of ratio counter used for enhanced frequency accuracy among asynchronous clocks.

### **ARM7TDMI**

The ARM7TDMI is an ideal core providing high performance and low power consumption. The ARM7TDMI CPU can run at speeds up to 50 MHz and is supported by a wide variety of development tools. Because the SiRFstarIII core eliminates the need for the CPU to service high-rate interrupts, it is easier than ever to use the ARM processing power for user tasks.

The ARM7TDMI includes a JTAG interface, which provides a standard development/ debugging interface that connects to a variety of off-the-shelf emulators. This provides single-step, trap and access to all the internal registers of the digital section of the GSC3f.

### **Battery-Backed SRAM (BB-SRAM)**

The GSC3f contains a small block of battery-backed SRAM which contains all necessary GPS information for hot starts and a small amount for user configuration variables.

### **Boot ROM**

The Boot ROM contains a small code set that can load a set of user code through the dual UART into the SRAM and execute it. This allows the GSC3f, for example, to update Flash.

### **Bus Interface Unit**

The Bus Interface Unit (BIU) provides an external 16-bit interface for memory or peripherals. Byte, half-word and word transactions are supported. Each chip select addresses a 2-Mb address space with an independent start address. The external source for Boot code memory must be selected by CS0. The number of wait states for each chip select can be independently set with a maximum of seven.

### **Cache**

A two-way 8 KB associative instruction/data cache provides a fast access memory for  $\overline{CS0}$  only.

### **Clock Module**

This module generates all internal clocks such as the Signal Processing (SP) Clock and Bus (B) Clock from the Acquisition Clock. The Acquisition Clock is generated by the RF section. The clocks generated by Clock Module run the SiRFstarIII DSP and ARM and control the various power management modes allowing for maximum power savings and system flexibility.

### **DUART**

The GSC3f contains two full duplex serial ports. One port is normally used for GPS data reports and receiver control and the second serial port is used for the reception of differential corrections (RTCM). The

transmit and receive side of each port contains a 16-byte deep FIFO with selectable bit rates ranging from 1.2 to 115.2 Kbps.

### **GPIO Unit**

The GSC3f supports a variety of peripherals through 14 GPIO lines. The GPIO unit centralizes management of all GPIO lines and provides a simple software interface for their control.

### **FLASH**

The GSC3f integrates 4 Mbits of Flash memory. This completely eliminates the need external Flash and significantly simplifies the routing associated with integrating a GPS receiver into a board design.

### **Interrupt Controller**

The Interrupt Controller manages all possible internal or external sources of interrupts. These include the SiRFstarIII core, SBAS, DSP, DUART and external user interrupts.

### **SiRF Bridge Unit**

The SiRF Bridge Units (SBU1 and SBU2) provide low power access to peripherals. SBU1 provides access to general purpose ARM peripherals such as the serial port UARTS, RTC and interrupt controller. SBU2 provides access to the DSP core and its associated memory. The DSP core also uses this bus for internal communications. The ARM is able to perform byte, half-word and word transactions via the 32-bit peripheral busses.

## SRAM

The on-chip SRAM size is 1 Mbit (32Kx32) memory that can be used for instructions or data. In many applications, it completely eliminates the need for external data memory. The SRAM is designed for a combination of low power and high speed, and can support single cycle reads for all bus speeds.

## Synchronous Peripheral Interface

The Synchronous Peripheral Interface (SPI) port handles communication, such as reference frequency selection, AGC, and power control, between the digital and RF sections. The RF section acts in slave mode and can only be controlled by the digital section using SiRF software. The SPI port consists of: SPI\_CLK, SPI\_DI, SPI\_DO and SPI\_CEB for the RF section, and corresponds to SK, SI, SO and CEB in the digital


section. The SPI port does not support additional SPI devices. Figure 3. illustrates the timing of waveforms of the SPI port.

## DSP RAM and RAM Sharing

The GSC3f includes RAM for the use of the DSP and RAM which can be shared between the ARM and DSP core. This keeps the overall size of the chip down while maximizing the availability of memory.

## Factory Testing

The GSC3f uses a memory built-in self-test called MEMBIST to provide complete coverage of all the memory during chip testing and qualification. This is combined with the SCAN block using Automatic Test Pattern Generation (ATPG) at the wafer level to provide functional test coverage. (These functions are not available to customers.)



**Figure 3. SPI Port Timing Waveforms**

## GSC3F RF SECTION DESCRIPTION

### RFA

The RF section receives the GPS L1 signal via an external antenna. The L1 input signal is a Direct Sequence Spread Spectrum (DSSS) signal at 1575.42 MHz with a 1.023 Mbps Bi-Phase Shift Keying (BPSK) modulated code. Since the input signal power

at the antenna is nominally -130 dBm (spread over 2 MHz), the desired signal is below the thermal noise floor. With a front-end input compression point of -65 dBm, rejection of large out-of-band signals is possible given filtering in the IF section. The RFA uses a single-ended RF input for ease of use.

### **Image-Reject Mixer**

The image-reject mixer is a double balanced design, which significantly reduces common mode interference. The Image Reject Mixer block also contains an I-Q phase shift combiner. This circuit properly phase shifts and sums the I and Q outputs internal to the image reject mixer to a single channel and achieves an RF image suppression in excess of 20 dB. By using an image reject mixer, an inexpensive pre-select RF filter may be used. The Mixer and on-chip 1571.424 MHz VCO produce an IF center frequency of 3.996 MHz.

### **IF Filter**

An IF filter is required between the Mixer and AGC Amplifier to provide an anti-aliasing function before A/D conversion. In the RF section, the IF filter has been integrated on-chip, thus minimizing the number of external parts on the board. This filter provides typically >20 dB roll-off at the alias frequency (located at  $F_S - F_{IF}$ , where  $F_S$  is the ADC sample rate) which makes the contribution of C/No degradation due to Nyquist noise folding insignificant. Thus, the combined effects of IF noise aliasing and RF image conversion have a negligible impact to C/No performance.

### **AGC Amplifier and Control Block**

The AGC amplifier provides the additional gain needed to optimally load the signal range of the 2-bit A/D Converter. The AGC IF gain is digitally controlled by an AGC Control block, which loads and registers digital gain setting words from GSC3f via the four wire SPI interface. The 5-bit AGC Control register allows the SiRFstarIII receiver to compensate for roughly 50 dB variation in system gain for all causes including temperature front-end configuration, and process variations.

### **A/D Converter**

The AGC amplifier output drives a 2-bit A/D Converter which provides sign and magnitude output bits to the Interface block. The combination of 2-bit quantization and oversampling in the SiRFstarIII architecture provides significant improvement in C/No and CW jamming immunity over 1-bit systems.

### **RTC Oscillator**

This circuit is designed to drive a 32-KHz crystal. This oscillator is operational during the sleep cycle of the RF section. The main section is specifically designed using a pseudo-inverter topology that provides sufficient gain to start oscillation of the crystal with minimum startup time and minimum current consumption. The crystal is connected between the input and output of this inverter. An internal differential stage followed by a series of inverters is included to convert and drive the oscillation amplitude to CMOS levels. The RTC oscillator circuit also includes a start-up circuitry for the bias section to guarantee fast and reliable startup.

### **RTC Detector**

During sleep mode special circuitry is used to monitor the output of the RTC oscillator and indicate the status of the RTC clock upon request from the baseband once the chip is back in normal operation. If during the sleep mode the RTC oscillator output is lost for at least ten periods, the RF section flags the baseband via the SPI that the RTC clock is not valid. This feature guards against failure due to temporary disconnection of the crystal, lowering of the supply voltage below the functional level, or temporary loss of the power.

### **Reference Oscillator**

The Reference Oscillator circuit is designed to drive a 13 to 33.6 MHz crystal (optimal performance is achieved using a TCXO). The main section is specially designed using a pseudo-inverter topology that

provides sufficient gain to start oscillation of the crystal with minimum start-up time and minimum current consumption. The crystal is connected between the input and output of this inverter. An internal differential stage followed by a series of inverters is included to convert and drive the oscillation amplitude to CMOS levels. The reference oscillator circuit also includes a start-up circuitry for the bias section to guarantee fast and reliable start-up.

### Frequency Synthesizer

The RF section's GPS down-converter includes an N/R synthesizer that will allow the use of a range of reference oscillators. The synthesizer generates the local oscillator signal for the image reject mixer and also generates the CLKACQ. If the reference crystal is chosen to be 16.369 MHz, the CLKACQ can also be generated from reference crystal directly (this is the default).

The synthesizer is programmed by software using "N" and "R" words. "N" represents the division ratio of the loop and "R" represents division ratio of the reference signal.

$$[f_{out} / f_{ref}] = N / R$$

N and R inputs are determined by the baseband controller using configuration straps at start-up. The frequencies supported are shown in Table 1.

**Table 1. Supported Frequencies**

F <sub>ref</sub> MHz
13
16.369
16.8
19.2
24.5535
26
33.6

The local oscillator and sample clock (CLKACQ) are derived from an on-chip PLL synthesizer block. The VCO, dividers and phase detector are provided in the chip.

### Internal Loop Filter


Internal loop filter has been implemented in RF section to reduce pin count and improve noise immunity on the control node of the VCO. The internal loop filter is adjusted automatically for each input crystal reference frequency to optimize the poles and zeros to achieve optimum loop stability. The loop filter of the RF section synthesizer is an on-chip RC filter.

### Clock\_Mux

If the system crystal is 16.369 MHz then the Clock Mux circuitry allows additional power saving modes by switching off the PLL and using the system as the source of the system clock. To avoid glitches, the transition is made by forcing the output low until the switch is completed. The selection of the clock is programmed by the digital section through the SPI interface.



**SAMPLE CONNECTION DIAGRAM**



**Figure 4. 7871 Series – 16.369 MHz Configuration**

	1	2	3	4	5	6	7	8	9	10
<b>A</b>	GND_BB	ODO	$\overline{\text{CS}}_F$	GPIO[0]	RXA	TXA	ECLK	SCLK	Reserved	VDDPLL_O
<b>B</b>	RFPWRUP	$\overline{\text{MWE}}$	VDD_FLASH	VDD_RTC	$\overline{\text{EIT}}[0]$	Reserved	TXB	Reserved	Reserved	VDDK
<b>C</b>	GPIO[14]	ED[1]	Reserved	VDD_REG	VDD_PLL	TIMEMARK	RXB	Reserved	Reserved	VDDK
<b>D</b>	$\overline{\text{MOE}}$	Reserved	$\overline{\text{CS}}[0]$	VDD_BB	GND_BB	GND_BB	Reserved	Reserved	Reserved	TMODE
<b>E</b>	GPIO[15]	Reserved	Reserved	VDD_BB	GND_BB	GND_BB	$\overline{\text{WAKEUP}}$	Reserved	Reserved	Reserved
<b>F</b>	$\overline{\text{CS}}[1]$	ED[3]	ED[2]	VDD_BB	GND_BB	GND_BB	VDD_REG	Reserved	Reserved	RIN
<b>G</b>	ED[0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	ON_OFF
<b>H</b>	$\overline{\text{SS}}[1]$	Reserved	Reserved	Reserved	Reserved	PLL_FILTER	Reserved	Reserved	Reserved	$\overline{\text{RESET}}$
<b>J</b>	JTDI	ED[7]	Reserved	CLKACQ_I	SIGN_MAG_J	SI	SK	SO	$\overline{\text{SS}}[0]$	$\overline{\text{SRESET}}$
<b>K</b>	$\overline{\text{JTRST}}$	VDD_BB	AGCPWM	CLKACQ_O	SIGN_MAG_O	SPI_DO	SPI_CLK	SPI_DI	SPI_CEB	RTC_OUT
<b>L</b>	JTMS	VDD_BB	VDD_BB	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF	RTC_XO
<b>M</b>	JTDO	VCC_RF	VCC_RF	VCC_RF	VCC_RF	VCC_RF	VCC_RF	VCC_RF	VCC_RF	VCC_RF
<b>N</b>	JTCK	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF	GND_RF
<b>P</b>	$\overline{\text{GRFRST}}$	XTAL_IN	XTAL_OUT	TP_IF	GND_RF	RFIN	GND_RF	VCC_IO_EXT	VCC_RTC	RTC_XI

Figure 5. GSC3f-7877 140 pin BGA Ball Configuration Diagram (Top View)

Note: Refer to Table 2. for signals that have alternate functions.

Table 2. GSC3f Series Pin Identification

Name	7851 Ball	Name	7851 Ball	Name	7851 Ball	Name	7851 Ball	
AGCPWM/GPIO[2]	K3	GND_RF	P5	Reserved	G3	SS[0] / GPIO[3]	J9	
CLKACQ_I (In)	J4		P7		G4	SS[1]/ GPIO[4]	H1	
CLKACQ_O (Out)	K4	GPIO[0]	A4		G5	TIMEMARK / GPIO[9]	C6	
CS[0]	D3	GPIO[1] / ODO	A2		G6	TMODE	D10	
CS[1]/ GPIO[13]/ CTS	F1	GPIO[14]/ RTS	C1		G7	TP_IF	P4	
CS_F	A3	GPIO[15]/YCLK	E1		G8	TXA	A6	
ECLK	A7	GRFRST	P1		G9	TXB	B7	
ED[0]	G1	JTCK	N1		H2	VCC_IO_EXT	P8	
ED[1]	C2	JTDI	J1		H3	VCC_R	M3	
ED[2]	F3	JTDO	M1		H4		M4	
ED[3]	F2	JTMS	L1	H5	M5			
ED[7]	J2	JTRST	K1	H7	M6			
EIT[0]/ GPIO[10]	B5	MOE	D1	H8	M7			
GND_BB	A1	MWE	B2	H9	M8			
	D5	ON_OFF	G10	J3	M9			
	D6	PLL_FILTER	H6	J10	M10			
	E5	Reserved	A9	RFIN	P6		VCC_RF	M2
	E6		B6	RFPWRUP	B1		VCC_RTC	P9
	F5		B8	RIN	F10	VDD_BB	D4	
F6	B9		RTC_OUT	K10	E4			
GND_RF	L4		C3	RTC_XI	P10		F4	
	L5		C8	RTC_XO	L10		K2	
	L6		C9	RXA	A5		L2	
	L7		D2	RXB	C7		L3	
	L8		D7	SCLK	A8		VDD_FLASH	B3
	L9		D8	SI	J6		VDD_PLL	C5
	N2		D9	SIGN_MAG_I (In)	J5		VDD_REG	C4
	N3		E2	SIGN_MAG_O (Out)	K5			F7
	N4		E3	SK	J7	VDD_RTC	B4	
	N5		E8	SO	J8	VDDK	B10	
N6		E9	SPI_CEB	K9	C10			
N7		E10	SPI_CLK	K7	VDDKPLL_O		A10	
N8		F8	SPI_DI	K8	WAKEUP		E7	
N9		F9	SPI_DO	K6	XTAL_IN	P2		
N10		G2	SRESET	J10	XTAL_OUT	P3		

**Table 3. GSC3f Signal Description**

Signals	Type	Description
<b>Address and Data Pins - CPU Interface</b>		
$\overline{CS}[0]$ <sup>1</sup>	O	Flash memory chip select.
$\overline{CS}[1]$ <sup>5</sup>	I/O	Used for SiRFLoc aided GPS.
$\overline{CS\_F}$ <sup>1</sup>	In	Internal Flash Chip Select
ECLK <sup>2</sup>	In	External CMOS clock source.
ED[0] <sup>4</sup>	I/O	Read on power-up to determine boot: 1 = internal 0 = external
ED[3:2] <sup>4</sup>	I/O	Read on power-up to determine boot clock: Boot Clock ED[3] ED[2] Reserved 0 0 RTCCLK 0 1 ECLK 1 0 CLKACQ 1 1
ED[7] <sup>4</sup>	I/O	Must be pulled down.
$\overline{MWE}, \overline{MOE}$ <sup>3</sup>	O	External memory write enable and output enable.
SCLK	O	System clock. All the control signals on the system bus synchronize with the system clock.
$\overline{SRESET}$	In	The system reset that triggers an internally generated reset called RESET. The RTC counters are not affected by $\overline{SRESET}$ .
<b>Debug Interface Pins</b>		
JTDI, JTCK, JTRST, JTMS	In	JTAG Interface. During boot-strap these pins determine RF reference frequency as follows: Frequency JTCK JTDI 16.369 MHz 0 0 24.5535 MHz 0 1 26.0 MHz 1 0 Reserved* 1 1 Strapping options cannot be used when in debug mode, software must configure ref freq setting. *Can also be programmed for 13, 16.8, 19.2 or 33.6 MHz. See SiRF representative for details.
JTDO	O	Part of JTAG interface.

**Table 3. GSC3f Signal Description (Continued)**

Signals	Type	Description
<b>GPIO Lines<sup>6</sup></b>		
GPIO [0] <sup>2,4</sup>	I/O	GPIO Line
GPIO [1] <sup>2,4</sup>	I/O	GPIO Line. Alternate function is Odometer interface for SiRFDRIve.
GPIO [2] <sup>2</sup>	I/O	GPIO Line. Alternate function is AGCPWM.
GPIO [3] <sup>1,4</sup>	I/O	GPIO Line. Alternate function is SPI slave select 0.
GPIO [4]	I/O	GPIO line. Alternate function is SPI slave select 1. Default state is input mode. Pad has no pull-up or pull-down resistor.
GPIO [9] <sup>2,4</sup>	I/O	GPIO Line
GPIO [10] <sup>4</sup>	I/O	GPIO Line. Alternate function is EIT[0]. Pad has no pull-up or pull-down resistor.
GPIO [13] <sup>1,4</sup>	I/O	GPIO Lines. Alternate function is CS1 or CTS.
GPIO [14] <sup>1,4</sup>	I/O	GPIO Lines. Alternate function is CS2 or RTS.
GPIO [15] <sup>1,4</sup>	I/O	GPIO Lines. Alternate function is CS3 or YCLK.
<b>GSC3f RF Signals</b>		
CLKACQ_O	O	CLKACQ output.
GND_RF	Ground	
$\overline{GRFRST}$	In	RF reset input signal.
Reserved		No connect reserved pins.
RFIN	In	RFA input; GPS RF signal input. Must be AC coupled.
RTC_XI	In	RTC crystal oscillator input; a crystal network may be placed between this output and the RTC_XO input in lieu of using an external RTC oscillator.
RTC_XO	O	RTC crystal oscillator output; a crystal network may be placed between this output and the RTC_XI input in lieu of using an external RTC oscillator.
RTC_OUT	O	RTC crystal oscillator buffered output.
SPI_CEB, SPI_DI, SPI_CLK	In	RF synchronous serial interface (enable, data, and clock). Reserved for RF to digital interface.
SPI_DO	O	RF SPI interface output.

Table 3. GSC3f Signal Description (Continued)

Signals	Type	Description
<b>GSC3f RF Signals (Continued)</b>		
SIGN_MAG_O	O	SIGN and MAG combined output.
TP_IF	O	RF test point.
VCC_IO_EXT	Supply	Supply to internal I/O portion of the RF section.
VCC_RF	Supply	RF supply; must be properly bypassed.
VCC_RTC	Supply	Backup battery supply; must be properly bypassed.
XTAL_IN	In	Reference oscillator input; a crystal network may be placed between this output and the XTAL_OUT input in lieu of using an external oscillator.
XTAL_OUT	Output	Crystal oscillator output: Use only when a crystal network is placed between this output and the XTAL_IN input in lieu of using an external oscillator.
<b>Peripheral Interface</b>		
CTS <sup>9</sup>	I/O	Clear to send/not, hardware flow control. Alternate functions are CS1 and GPIO 13.
EIT[0] <sup>4</sup>	I/O	External interrupt[0]. Alternate function is GPIO line 10.
ON_OFF	In	Edge triggered soft on/off request. Should only be used to <u>wake up</u> chip.
PLL_FILTER	Ana	External filter for PLL (analog pin).
RTS <sup>9</sup>	I/O	Request to send/not, hardware flow control. Alternate functions are CS2 and GPIO 14.
RXA, RXB <sup>1</sup>	In	Serial inputs for channel A and B.
SI, SO, SK <sup>2,4,5</sup>	I/O	Digital synchronous serial interface (in, out and clock). Reserved for RF interface.
SS[0] <sup>1,5</sup>	I/O	SPI slave select 0. Alternate function GPIO[3]
SS[1] <sup>1,5</sup>	I/O	SPI slave select 1. Alternate function GPIO[4].
TIMEMARK <sup>2,5</sup>	I/O	1 PPS timemark output.
TMODE	In	Reserved.
TXA, TXB	O	Serial outputs for channel A and B.

Table 3. GSC3f Signal Description (Continued)

Signals	Type	Description
<b>Peripheral Interface (Continued)</b>		
YCLK <sup>5</sup>	In	Y Clock is an auxiliary clock input that supports alternate oscillator calibration systems. Alternate functions are CS3 and GPIO 15.
<b>RF Interface Pins</b>		
AGCPWM	I/O	For use as test point.
CLKACQ_I	In	Data acquisition clock.
RESET	OD	An internally generated reset based on SRESET. This reset acts on the digital core, RF section, and any external devices controlled by RESET.
RFPWRUP <sup>3,5</sup>	O	Power control of RF chip. Alternate function is GPIO line 8.
SIGN_MAG_I <sup>5</sup>	In	Satellite sign and magnitude bits.
<b>RTC Interface Pins</b>		
RIN	In	32 kHz clock input from RF section.
ROUT	O	No connect. May be used as a test point.
WAKEUP	OD	Wake-up from RTC (Open Drain).
<b>Supply</b>		
GND_BB	Ground	GSC3f ground.
VDD_BB	Supply	Digital section and I/O supply.
VDD_FLASH	Supply	Flash power at 3 V.
VDDK	Supply	Core power at 1.5 V (if using VDD_REG, VDDK requires output bypass capacitor).
VDDPLL_O	Supply	Regulator output supply to PLL.
VDD_PLL	Supply	Power for PLL.
VDD_REG	Supply	Power input at 3 V to core regulator.
VDD_RTC	Supply	RTC circuit supply.

**Note 1:** Internal pull-up resistor (100kΩ nominal).

**Note 2:** Internal pull-down resistor (100kΩ nominal).

**Note 3:** Default output high at reset.

**Note 4:** Default input at reset.

**Note 5:** Share function with GPIO line.

**Note 6:** GPIO Lines are 3.3 V tolerant.

**Note 7:** All GND and VCC pins must be connected to ensure reliable operation. Good RF design practices must be adhered to in the PC board layout. A ground plane and a power plane must be used to obtain good performance.

## ELECTRICAL SPECIFICATIONS

This data sheet contains information about SiRF products in their development and sampling phases. SiRF reserves the right to make changes in its products, specifications and other information at any time without notice. SiRF assumes no liability or responsibility for any claims or damages arising out of the use of this data sheet, or from the use of integrated circuits based on this data sheet, including, but not limited to claims or damages based on infringement of patents, copyrights or other intellectual property rights. SiRF makes no warranties, either express or implied with respect to the information and specifications contained in this data sheet. Performance characteristics listed in this data sheet do not constitute a warranty or guarantee of product performance. All terms and conditions of sale are governed by the SiRF Terms and Conditions of Sale, a copy of which you may obtain from your authorized SiRF sales representative.

**Table 4. Absolute Maximum Ratings**

Parameter	Symbol	Rating	Units
<b>Digital Core and I/O (Volatile)</b>			
Power Supply Voltage	VDD_BB	3.15	V
Input Pin Voltage	VIN	5.25	V
Output Pin Voltage	VOUT	5.25	V
Latch-up Current (includes non-vol)	ILATCH	±200	mA
Storage Temperature	TSTG	-65 to 150	°C
<b>Battery Block (Non-Volatile)</b>			
Power Supply Voltage	VDD_RTC	2.0	V
Input Pin Voltage	VRIN	2.0	V
Output Voltage	VROUT	2.0	V
Open Drain Pull-Up Voltage	VOD	4.5	V
<b>RF Section</b>			
Maximum RF Supply Voltage	VCC_RF	3.15	V
Maximum RF Input (RFA)		10	dBm
Minimum RF Voltage on Any Pin	GND	-0.5	V
Maximum RF Voltage on Any Pin		3.15	V
RTC Voltage	VCC_RTC	2.0	V

**Note 1:** Maximum differential between VDD\_BB and VCC\_RF is TBD (0.3 V recommended).

**Warning** – Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. These are stress ratings only. Operation beyond the “Operating Conditions” is not recommended and extended exposure beyond the “Operating Conditions” may affect device reliability.

**Table 5. Operating Conditions**

Parameter	Symbol	Min.	Typ.	Max.	Units
Power Supply Voltage	VDD_(all)	2.7	2.85	3.0	V
Power Supply Voltage	VCC_(all)	2.7	2.85	3.0	V
RTC Supply Voltage	VCC_RTC	1.4	1.5	1.6	V
Battery Backed SRAM	VDD_RTC	1.4	1.5	1.6	V
Operating Temperature	TOPR	-40		85	°C
Peak Acquisition Current <sup>1</sup>	IDD		81		mA
Avg Acquisition Current <sup>2</sup>			71		mA
Tracking Current <sup>3</sup>	IDD		51		mA
Standby Current <sup>4</sup>	IDD		1		mA
External Reference Amplitude (when driven externally, XTALIN must be ac-coupled)		200	-	1200	mVpp
External Reference Frequency Range		13	-	33.6	MHz

**Note 1:** Peak acquisition current is characterized by millisecond bursts above average acquisition current.

**Note 2:** Avg acq. current is typically only the first two seconds of TTFE.

**Note 3:** Tracking current typically includes tracking and the post-acquisition portion of TTFE.

**Note 4:** During standby state the RTC block and core are powered on and the clock is off.

**Note 5:** RTC must be powered during chip operation.

**Table 6. Battery Conditions**

Parameter	Symbol	Min.	Typ.	Max.	Units
RTC Supply	VDD_RTC	1.4 <sup>1</sup>	1.5	1.6	V
Supply Current <sup>2, 3</sup>	IDDRTC		10		µA
Power Supply <sup>3</sup>	VDD	0	0	0	V

**Note 1:** Guaranteed by design.

**Note 2:** GSC3f includes a hibernate state where the chip can restart itself from the battery state.

**Note 3:** All external I/O lines must be driven low or disabled during battery back-up or hibernate state.

**DC CHARACTERISTICS**

**Table 7. DC Electrical Characteristics for RTC Block (Non-Volatile Digital Section)**

(Pins: RIN, ROUT, WAKEUP, ON\_OFF, SRESET, RESET, and TMODE)

Parameter	Symbol	Min.	Typ.	Max.	Conditions	Units
High Level Input Voltage	$V_{IH}$	$0.8 \cdot V_{DDRTC}$		$V_{DDRTC} + 0.3$		V
Low Level Input Voltage	$V_{IL}$			$0.2 \cdot V_{DDRTC}$		V
Switching Threshold	$V_T$		$0.5 \cdot V_{DDRTC}$			V
High Level Input Current	$I_{IH}$	-10		10 60	$V_{IN} = V_{DD}$ with pull-down	$\mu A$
Low Level Input Current	$I_{IL}$	-10		10 -60	$V_{IN} = V_{SS}$ with pull-up	$\mu A$
High Level Output Voltage	$V_{OH}$	$0.75 \cdot V_{DDRTC}$			$I_{OH} = -2 \text{ mA}$	V
Low Level Output Voltage	$V_{OL}$			$0.25 \cdot V_{DDRTC}$	$I_{OL} = 2 \text{ mA}$ $I_{OL} = 1 \text{ mA}$ for $\overline{\text{WAKEUP}}$ and $\overline{\text{RESET}}$	V
Input Capacitance	$C_{IN}$			5	Input or Bi-directional	pF
Output Capacitance	$C_{OUT}$			5	Output Buffer	pF

**Table 8. DC Electrical Characteristics for Core (Volatile Digital Section)**

Parameter	Symbol	Min.	Typ.	Max.	Conditions	Units
High Level Input Voltage	$V_{IH}$	$0.7 \cdot V_{DD}$		$V_{DD} + 0.3$		V
Low Level Input Voltage	$V_{IL}$	-0.3		$0.3 \cdot V_{DD}$		V
Switching Threshold	$V_T$		$0.5 \cdot V_{DD}$			V
High Level Input Current	$I_{IH}$	-10		10 60	$V_{IN} = V_{DD}$ with pull-down	$\mu A$
Low Level Input Current	$I_{IL}$	-10		10 -60	$V_{IN} = V_{SS}$ with pull-up	$\mu A$
High Level Output Voltage	$V_{OH}$	$0.75 \cdot V_{DD}$			$I_{OH} = -2 \text{ mA}$ for JTAG, GPIOs, TX and CS pins $I_{OH} = -4 \text{ mA}$ for all other pins	V
Low Level Output Voltage	$V_{OL}$			$0.25 \cdot V_{DD}$	$I_{OL} = 2 \text{ mA}$ for JTAG, GPIOs, TX, and CS pins $I_{OL} = 4 \text{ mA}$ for all other pins	V
Tri-State Output Leakage	$I_{OZ}$	-10		10	$V_{OUT} = V_{SS}$ or $V_{DD}$	$\mu A$
Input Capacitance	$C_{IN}$			4	Input or Bi-directional	pF
Output Capacitance	$C_{OUT}$			4	Output Buffer	pF


**Table 9. GSC3f DC Electrical Characteristics (RF Section)**

All specifications under conditions TOPR=25°C, VCC=2.85 V.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Total Supply Current SPI Mode	$I_{CC}$	-	0.006	0.009	mA	Full Power Acq Clk and RTC only Full power functionality with noise figure increased to 9 dB.
Sleep		-	13	15		
Normal Power		-	1			
Clock Only Mode		-	10.5			
Low Power Mode						
SPI CMOS Input High Level	$V_{ih}$	$V_{CC\_IO\_EXT} * 0.8$	-	-	V	
SPI CMOS Input Low Level	$V_{il}$	-	-	$V_{CC\_IO\_EXT} * 0.2$	V	

**Table 10. Reset Timing**

Parameter	Symbol	Min.	Typ.	Max.	Units
Reset Duration	T20	40			CLKACQ Clock Cycles



**Figure 6. Reset Timing Diagram**



**Table 11. GSC3f Thermal Characteristics**

Parameter	Symbol	Typical	Units	Conditions
Thermal Resistance Junction-to-Ambient	$\theta_{JA}$	40	°C/W	
Power Supply Current Temperature Coefficient	$\frac{(\Delta I_{CC}/I_{CC})}{\Delta T}$	TBD	%/°C	

All specifications under conditions TOPR=25°C, VCC=2.85 V.

All RF measurements are made with appropriate matching to the input or output impedance.

**Table 12. GSC3f RF Section AC Characteristics**

AC Characteristic	Symbol	Min.	Typical	Max.	Units	Conditions
<b>RFA/Mixer/AGC</b>						
Noise Figure (AGC @ min. Gain)	NF	-	6.0	11	dB	
Input 1 dB Gain Compression (AGC @ min. Gain)	IP <sub>1db</sub>	-	-65	-	dBm	
Input Return Loss w/ External Match (Fig 9)	RL	-	11	-	dB	
Image Rejection Ratio (AGC @ min. Gain)		20	-	-	dB	
<b>Synthesizer</b>						
Spurious <100 kHz $\Delta f$ >100 kHz $\Delta f$	Spur Near Spur Far	- -	- -	-20 -30	dBc	
LO SSB Phase Noise @ 1.0 kHz @ 10 kHz > 10 kHz		- - -	- - -	-80 -80 -70	dBc/Hz	
<b>IF Filter/AGC-AMP</b>						
Filter Attenuation at 12 MHz	F(12 MHz)	20	-	-	dB	
Filter Bandwidth	BW	-	7	-	MHz	3 dB bandwidth
Voltage Gain Resolution		-	1.7	-	dB	
Gain Adjust Range		45	51	-	dB	
Minimum Receiver Gain		-	50	-	dB	
Maximum Receiver Gain		-	100	-	dB	
Gain Linearity		-2.0	-	2.0	dB	
<b>Frequency Synthesizer</b>						
Operating Frequency			1571.424		MHz	
Type of Synthesizer		Integer-N				
Reference Frequency		13	-	33.6	MHz	7 discrete frequencies
Reference Input Level		200	-	1200	mVpp	


**Table 12. GSC3f RF Section AC Characteristics (Continued)**

AC Characteristic	Symbol	Min.	Typical	Max.	Units	Conditions
<b>CMOS Driver</b>						
Logic Level High	$V_{oh}$	0.9 * $V_{cc\_IO\_EX}$ T	-	-	V	
Logic Level Low	$V_{ol}$	-	-	0.1 * $V_{cc\_IO\_EX}$ T	V	
Rise Time @ 12 pF Load (10% to 90%)		-	4.0		ns	
Fall Time @ 12 pF Load (90% to 10%)		-	4.0		ns	
Static Sink Current and Source Current		$V_{CC}$ $\div 5\text{ k}\Omega$	-	-	mA	


**Table 13. Operating Modes**

Operating Modes	Comments
Normal Power	Entire chip enabled (normal operation).
Clock Only	The RF section PLL and receiver chain are disabled. All other circuits are powered. This mode is used during low power operations such as TricklePower or Advanced Power Management. It allows the GSC3f to save power by shutting down portions of the RF section while it is idle and the SiRFstarIII core and ARM are still performing.
Stand-by	The RF section is disabled. The digital section clocks are idle. The RTC and battery back up sections are powered. This mode allows the GSC3f to minimize power consumption while the chip is in an idle period such as during a power management cycle.
Hibernate	All circuits except the RTC and battery back-up RAM are disabled. Can wake-up at a preset time or by external interrupt. This is additional function to battery back up mode.


**SAMPLE CIRCUIT FOR GSC3**



**Figure 7. Typical TCXO Circuitry**



**Figure 8. Typical Crystal Application Circuitry**



**Figure 9. Typical RFIN Input Impedance Matching Circuitry**




Figure 10. RFA Input Impedance Smith Chart for GSC3f

Table 14. RFA Input Impedance Over Frequency (S11)

Test Conditions: RF Input = -60 dB,  $Z_o = 50\Omega$ , 2.85 V, 25°C, using matching circuitry of Figure 10.

Marker	1	2	3
Frequency	500 MHz	1,575 MHz	2,000 MHz
Impedance	$10.72 - j 171.81\Omega$	$12.25 + j 72.16\Omega$	$27.81 + j 59.24\Omega$

MECHANICAL SPECIFICATIONS




Figure 11. GSC3f 140 PIN BGA Package

**Note:** The GSC3f is available in a lead-free package (-7879), which uses the same pinouts and maintains the same electrical specifications as the standard part (-7877).

## GSC3f Family High Performance GPS Single Chip



### ADDITIONAL INFORMATION

Item	Description
<b>SiRF Application Notes</b>	
APNT3001	SiRFstarIII System Design Guidelines and Considerations
APNT3002	PCB Design Guidelines for SiRFstarIII Implementations
APNT3003	Troubleshooting Notes for SiRFstarIII Board Development
APNT3004	Co-Location and Jamming Considerations for SiRFstarIII Integration
APNT3005	GPIO Pin Functionality for SiRFstarIII
APNT3006	I/O Message Definitions for SiRFstarIII
APNT3007	Implementing User Tasks in the SiRFstarIII Architecture
APNT3008	Advanced Power Management (APM) Considerations for SiRFstarIII
APNT3009	Production Testing of SiRFstarIII Modules

### ORDERING INFORMATION

Part Number	Description
<b>GSC3f Options</b>	
GSC3f-7877	GSC3f, 16-bit, 140-pin, BGA
GSC3f-7879	GSC3f, 16-bit, 140-pin, BGA, Lead-Free
<b>Development Tools</b>	
9900-0224	SiRFstarIII Evaluation Kit
9900-0223	SiRFstarIII System Development Kit (SDK)

**GSC3f Family**  
**High Performance GPS Single Chip**



**SiRF Technology Inc.**

148 East Brokaw Road  
San Jose, CA 95112  
Tel: +1-408-467-0410  
Fax: +1-408-467-0420  
Email: [SalesAmericas@sirf.com](mailto:SalesAmericas@sirf.com)  
Website: <http://www.sirf.com>

**SiRF Taiwan**

SiRF Technology, Inc  
Room 130, 4F., No. 200,  
Sec. 1, Keelung Road  
Taipei, Taiwan, R.O.C.  
Tel: +886-2-2723-7853  
Fax: +886-2-2723-7854  
E-mail: [SalesAsiaPacific@sirf.com](mailto:SalesAsiaPacific@sirf.com)

**SiRF France**

Tel: +33-3-82860415  
Fax: +44-1344-668157  
E-mail: [SalesFrance@sirf.com](mailto:SalesFrance@sirf.com)

**SiRF Germany**

Tel: +49-81-529932-90  
Fax: +49-81-529931-70  
E-mail: [SalesGermany@sirf.com](mailto:SalesGermany@sirf.com)

**SiRF Europe**

Trinity Court, Wokingham Road  
Bracknell Berkshire, RG42 1 PL  
Tel: +44-1344-668390  
Fax: +44-1344-668157  
Email: [SalesUK@sirf.com](mailto:SalesUK@sirf.com)

**SiRF Japan**

Estrelita III building 5F  
1-8-11 Mizonokuchi, Takatsu-ku  
Kawasaki Japan 213-0001  
Phone: +81-44-829-2186  
Fax: +81-44-829-2187  
Email: [SalesJapan@sirf.com](mailto:SalesJapan@sirf.com)

**SiRF Texas**

Tel: +1-972-239-6988  
Fax: +1-972-239-0372  
E-mail: [jdaniels@sirf.com](mailto:jdaniels@sirf.com)

**SiRF India**

Tel: +91-120-251-0256  
Fax: +91-120-251-0589  
E-mail: [SalesIndia@sirf.com](mailto:SalesIndia@sirf.com)

Copyright © 2005 SiRF Technology, Inc. All rights are reserved.

This document contains proprietary and confidential information regarding SiRF products and is provided only under a non-disclosure agreement. SiRF reserves the right to make changes to its products and specifications at any time and without notice. SiRF makes no warranty, either express or implied, as to the accuracy of the information in this document. Performance characteristics listed in this document do not constitute a warranty or guarantee of product performance. All terms and conditions of sale are governed by separate terms and conditions, a copy of which may be obtained from your authorized SiRF sales representative. SiRF, SiRFstar and SiRF with the orbit design in purple and gold are registered trademarks of SiRF Technology, Inc. The SiRF products described in this document are protected by one or more patents granted in the United States and worldwide